

08/25/00  
JC920 U.S. PTO

08-28-00

A

JC886 U.S. PTO  
09/648919  
08/25/00

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of: Kenneth W. Marr  
Title: ELECTROSTATIC DISCHARGE PROTECTION DEVICE  
Attorney Docket No.: 303.632US1

**PATENT APPLICATION TRANSMITTAL**

**BOX PATENT APPLICATION**

Commissioner for Patents  
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- Return postcard.  
 Utility Patent Application under 37 CFR § 1.53(b) comprising:  
 Specification ( 21 pgs, including claims numbered 1 through 32 and a 1 page Abstract).  
 Formal Drawing(s) ( 7 sheets).  
 Signed Declaration ( 3 pgs).  
 Check in the amount of \$1,920.00 to pay the filing fee.  
Assignment of the invention to Micron Technology, Inc. ( 2 pgs) and Recordation Form Cover Sheet.  
Check in the amount of \$40.00 to pay the Assignment recording fee.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	32 - 20 =	12	x 18 =	\$216.00
INDEPENDENT CLAIMS	16 - 3 =	13	x 78 =	\$1,014.00
[ ] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$690.00
				<b>\$1,920.00</b>

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: Viet V. Tong  
Viet V. Tong  
Reg. No. 45,416

**Customer Number 21186**

"Express Mail" mailing label number: EL618476953US

Date of Deposit: August 25, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

## ELECTROSTATIC DISCHARGE PROTECTION DEVICE

5

### Technical Field of the Invention

The present invention relates generally to integrated circuits, and in particular to electrostatic discharge (ESD) devices.

### Background of the Invention

- 10 An electrostatic discharge (ESD) event involves a high voltage or a large current inadvertently surging through a conductive path. If the path includes a pin or an external bonding pad and an internal circuit of an integrated circuit (IC), then the large current of the ESD event can surge through the pad and damage the internal circuit and thus the entire IC.
- 15 To protect the IC from damage caused by an ESD event, many ESD protection devices have been designed. Among them is a snapback-based ESD protection device. Conventionally, there are two types of snapback-based ESD protection devices. These two types include field-oxide NPN and thin-oxide NPN devices. Thin-oxide NPN devices are also known as NMOS devices. Although the performance of these devices  
20 is acceptable, each of them has its problems and limitations.

In general, problems associated with snapback-based NPN structures involves junction leakage failures following an ESD event. In addition, gate-oxide at the input-buffer can be damaged if the snapback voltage of the protection device is too high. The high snapback voltage can also cause damage to the gate-oxide in the protection device  
25 itself for a thin-oxide NPN device. These issues can lead to undesirable or substandard performance of the ESD protection device.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for an improved ESD protection device which is  
30 less susceptible to failures seen in the present NPN snapback ESD protection devices.

**Summary of the Invention**

The problems and limitations associated with ESD protection devices are addressed by the present invention and will be understood by reading the following disclosure. A novel ESD protection device overcomes the problems and limitations of  
5 the prior art ESD protection devices. The ESD protection device according to the invention is less susceptible to failures seen in the present NPN snapback ESD protection devices.

In one aspect, the ESD protection device includes a substrate, a first doped region formed in the substrate, and a second doped region formed in the substrate. The  
10 first and second doped regions are separated from each other by only the substrate region. In addition, the ESD protection device includes no gate above the first and second doped regions.

In another aspect, a method of producing a semiconductor device includes masking a substrate with a resist. Then a first and a second doped region are formed in  
15 the substrate. The first and second doped regions are separated by only the substrate, and a spacing between the first and second doped regions is defined by a length of the resist. Furthermore, the method includes not forming a gate above the first and second doped regions.

20

**Brief Description of the Drawings**

Figure 1 is a prior art thin-oxide NPN ESD protection device.  
Figure 2A is a prior art field-oxide NPN ESD protection device.  
Figure 2B is another prior art field-oxide NPN ESD protection device.  
Figure 3 is an ESD protection device according to the invention.  
25 Figure 4 illustrates a p-n junction of the ESD protection device of Figure 3.  
Figure 5 is a current versus voltage graph of the ESD protection device of Figure 3 during an operating mode.  
Figures 6A-C illustrate cross-sectional views of an ESD protection device at various processing stages according to one embodiment of the invention.

Figures 7A-E illustrate cross-sectional views of an ESD protection device at various processing stages according to another embodiment of the invention.

Figures 8A-E illustrate cross-sectional views of an ESD protection device at various processing stages according to another embodiment of the invention.

5 Figures 9A-E illustrate cross-sectional views of an ESD protection device at various processing stages according to another embodiment of the invention.

Figure 10 is a block diagram of an integrated circuit having the ESD protection device according to the invention.

10 Figure 11 is a block diagram of a semiconductor chip having an ESD protection device according to the invention.

#### Detailed Description of the Invention

The following detailed description of the embodiments refers to the accompanying drawings which form a part hereof, and in which is shown by way of 15 illustration specific embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that process, electrical or mechanical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following 20 description include any base semiconductor structure. Both are to be understood as including silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, when 25 reference is made to a wafer or substrate in the following description, previous process steps may have been used to form wells/junctions in the base semiconductor structure, and terms wafer or substrate include the underlying layers containing such wells/junctions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended 30 claims and equivalents thereof.

Figure 1 is a prior art thin-oxide NPN ESD protection device. Device 100 includes a p-type substrate 102 having an n-type source and drain regions 104 and 106. A gate 108 is separated from the substrate by a thin layer of gate oxide 110. Gate 108 and source region 104 is connected to a ground at node 112. Drain region 106 is

5 connected to an external bonding pad 114. In a normal condition, device 100 is not conductive. During an ESD event, a high voltage occurs at external bonding pad 114. When the voltage reaches a breakdown voltage level of a p-n junction (substrate/drain junction) of device 100, the device becomes conductive. A large amount of current starts to flow between source and drain regions 104 and 106. The current flow

10 effectively reduces the high voltage at external bonding pad 114 thus protecting any internal circuit connected to external bonding pad 114.

One problem associated with device 100 of Figures 1 involves the integrity of the gate oxide. The gate oxide can be put under a tremendous stress or even be ruptured during an ESD event. In device 100, a high electric field developed (due to high voltage

15 at pad 114) at the region underneath gate oxide 110 near the edge of drain 106 can rupture gate oxide 110. The high electric field can be reduced by connecting a resistor between node 112 and gate 108. However, the device still suffers from other factors. During the ESD event, a high temperature at the gate-drain edge is generated by the power dissipation created by a large amount of current flowing from drain 106 to source

20 104 during a snapback operation. The high temperature along with the high electrical field, can escalate the stress or cause damage to the gate oxide. Moreover, the high temperature can also melt the portion of substrate 102 underneath gate oxide 110, near drain 106. Furthermore, device 100 is also susceptible to a leakage failure due to impact ionization, a well-known phenomenon to those skilled in the art. Impact

25 ionization at the edge of drain 106 causes carriers (electrons or holes) to be trapped in gate oxide 110. These trapped carriers cause a leakage path between drain 106 and substrate 102 and eventually contribute to undesirable performance or failure of the device.

Figure 2A is a prior art field-oxide NPN ESD protection device. In the Figure,

30 device 200 includes a p-type substrate 202 having an n-type source and drain regions

204 and 206 which are separated by an isolation structure 208. Source region 204 is connected to a ground. Drain region 206 is connected to an external bonding pad 210. In a normal condition, device 200 is not conductive. During an ESD event, a high voltage occurs at external bonding pad 210. When the voltage reaches a breakdown  
5 voltage level of the p-n junction (substrate/drain junction) of device 200, the device becomes conductive. A large amount of current starts to flow between source and drain regions 204 and 206. The current flow effectively reduces the high voltage at external bonding pad 210, thus, protecting any internal circuit connected to external bonding pad 210.

10 Figure 2B is another prior art field-oxide NPN ESD protection device. In the Figure, device 220 includes a p-type substrate 222 having an n-type source and drain regions 224 and 226 which are separated by an isolation structure 228. Source region 224 is connected to a ground. Drain region 226 is connected to an external bonding pad 230. In a normal condition, device 220 is not conductive. During an ESD event, a high  
15 voltage occurs at external bonding pad 230. When the voltage reaches a breakdown voltage level of the p-n junction (substrate/drain junction) of device 220, the device becomes conductive. A large amount of current starts to flow between source and drain region 224 and 226. The current flow effectively reduces the high voltage at external bonding pad 230 thus protecting any internal circuit connected to external bonding pad 20 230.

One problem associated with device 220 of Figure 2B, includes a reduction of the feedback efficiency of the device. Referring to Figure 2B, when device 220 is conductive, current flows from source 224 to drain 226. Since isolation structure 228 is positioned between the source and drain, current has to flow down from source 224,  
25 around structure 228, and then up to drain 226. Thus the current path is longer, and the direction is changed along the path. These two factors reduce the efficiency of the flow of the current resulting in an increase in snapback voltage. The increase in snapback voltage may require a larger device size so that the pad voltage during the ESD event does not increase because the increase in pad voltage could cause damage to the internal  
30 circuitry of the IC. However, a larger device size has its disadvantages. It increases

total area of the IC. It also increases input capacitance. In addition, the increase in snapback voltage also causes an increase in power dissipation. The increase in power dissipation can cause stress to the device leading to substandard performance. It can also cause damage to the device leading to failure to protect the internal circuitry of the  
5 IC.

Figure 3 is a novel ESD protection device according to the invention. Device 300 includes a substrate 302 having a first doped (source) region 304 and a second doped (drain) region 306. First doped region 304 and second doped region 306 are separated by only a region 311 of substrate 302. In one embodiment, substrate 302 has  
10 a p-type conductivity material, and first and second doped regions 304 and 306 have an n-type conductivity material. First and second doped regions 304 and 306 have a higher doping concentration than the doping concentration of substrate 302. In other words, substrate 302 is lightly doped (indicated by p-) and first and second doped regions 304 and 306 are heavily doped (indicated by n<sup>+</sup>). In addition, first doped region 304 can be  
15 connected to a ground at node 312. Those of ordinary skill in the art can readily recognize that first doped region 304 can also be connected to a voltage source or a power source. Second doped region 306 can be connected to an external bonding pad 312. Furthermore, since device 300 of Figure 3 includes no gate structure above the first and second doped regions 304 and 306, it is a gateless ESD protection device.

20 Device 300 further comprises a first isolation structure 308 and a second isolation structure 310. First isolation structure 308 is placed on an opposing side, side 313, of the first doped region from substrate region 311. Second isolation structure 310 is placed on an opposing side, side 315, of the second doped region from substrate region 311. The isolation structures are designed to isolate device 300 from other  
25 adjacent components within the IC.

As shown in Figure 3, device 300 has no gate oxide. Since device 300 has no gate oxide, it does not suffer from gate oxide rupture problem and leakage failure as in the case of a thin-oxide device. Thus, this is one advantage of device 300 of the invention over the prior art device 100 shown in Figure 1. Device 300 also has no  
30 isolation structure positioned between source region 304 and drain region 306. Thus,

current can travel in a shorter path and directly from source region 304 to drain region 306 and without changing direction. Therefore, the issue of high snapback voltage, as in the case of a field-oxide device 220, is avoided. In addition, since device 300 includes no gates structure, when it conducts, an amount of current flowing between the 5 first and second doped regions 304 and 306 is not controlled by a voltage potential of a gate above the first and second doped regions.

Figure 4 illustrates a p-n junction of ESD protection device 300 of Figure 3. In the Figure, p-n junction 400 depicts the junction between p-type substrate 302 and n-type second doped region 306 when a reverse-bias voltage is applied to external 10 bonding pad 312. In Figure 4, p-n junction 400 includes a center 402 and a space charge region 404. The space charge region exists due to the difference in conductivity types of (p-type) substrate 302 and the (n-type) first and second doped regions 304 and 306. Space charge region 404 has a first boundary 406a and a second boundary 408. The first and second boundaries 406a and 408a are not symmetrical with reference to 15 center 402. As shown in Figure 4, from center 402, first boundary 406a extends more into substrate 302 because second doped region 306 is heavily doped and substrate 302 is lightly doped. In an alternate embodiment, those of ordinary skill in the art will readily recognize that substrate 302 and first and second doped regions 304 and 306 can have the same doping concentration. In that case, first and second boundaries 406a and 20 408a will symmetrically extend from the center.

When the reverse-bias voltage at external bonding pad 312 increases, space charge region 404 expands predominantly into substrate 302. As shown in Figure 4, first boundary 406a expands to a position indicated at 406b, and second boundary 408a expands to a position indicated at 408b. As the reverse-bias voltage at external bonding 25 pad 312 increases, the width of space charge region 404 becomes wider. When the reverse-bias voltage reaches a voltage level known as reverse-bias breakdown voltage or breakover voltage ( $V_{bv}$ ), current begins to flow between second doped region 306 and the substrate 302, which is the initiation of the negative resistance region leading to snapback conduction between the doped region 306 and 304. Snapback conduction is 30 not described herein as it is a phenomenon known to those of ordinary skill in the art.

Figure 5 illustrates a current vs. voltage graph of the ESD protection device of Figure 3 operating in a snapback mode. As shown in Figure 5, when a reverse-bias voltage at external bonding pad 312 is less than the breakover voltage ( $V_{bvb}$ ), there is little or an insignificant amount of current flowing. As indicated in the graph, at region 5 502 the current is near zero. When the reverse-bias voltage reaches the breakover voltage ( $V_{bvb}$ ) as shown at point 504, device 300 starts to operate in a snapback mode and pulls the voltage at external bonding pad 312 to a snapback voltage ( $V_{sb}$ ) as shown at region 506. The current flows with low impedance in the snapback mode, as indicated by line 508 with a steep slope. The steep slope also indicates that the device 10 has a low resistance between the first and second doped regions during the snapback mode. The flow of current effectively lowers the voltage at external bonding pad 312 to a safe level while conducting large currents.

Figures 6A-C illustrate cross-sectional views of an ESD protection device 600, at various processing stages according to one embodiment according to the invention. 15 Figure 6A shows a substrate 601. An implant process introduces p-type dopants into the substrate. In one embodiment, introducing p-type dopants forms a lightly doped substrate (p-) 601. In Figure 6B, a resist 602 masks substrate 601 to expose a first and second exposed areas 603 and 605 which define future doped regions. An implant process introduces n-type dopants to the exposed areas 603 and 605. In one 20 embodiment, introducing n-type dopants forms heavily doped first and second regions 604 and 606. In Figure 6C, after the resist is removed, device 600 has been formed which includes a first active region or an n-type first doped region 604, and a second active region or an n-type second doped region 606 separated by a portion of the p-type substrate 601. Furthermore, the space separating the first and second doped regions 604 25 and 606 is defined by the length of resist 602.

Figures 7A-E illustrate cross-sectional views of an ESD protection device 700, at various processing stages according to another embodiment of the invention. In Figure 7A, an implant process introduces p-type dopants into a substrate 701. In one embodiment, introducing p-type dopants forms a lightly doped substrate (p-) 701. In 30 Figure 7B, a resist 702 masks substrate 701 to expose a first and second exposed areas

703 and 705 which define future doped regions. A first implant process introduces p-type dopants into the exposed areas to form a first and a second p-type (p-type halo) doped regions 724 and 726. After that, a second implant introduces n-type dopants into the exposed areas to form a first and second n-type lightly doped (LD) regions 714 and 716.

5 In Figure 7C, resist 702 is removed, and another resist 703 masks substrate 701 to expose areas 707 and 709. In Figure 7D, a third implant process introduces n-type dopants to the exposed areas to form a first (source) and second (drain) n-type heavily doped regions 704 and 706 (n<sup>+</sup>). In Figure 7E resist 703 is removed to complete device 10 700. Device 700 includes two active regions 734 and 736. Each of the active regions includes a source/drain region 704 or 706, an LD region 714 or 716 and a halo region 724 or 726. As shown in Figure 7E, the source/drain, LD and halo regions have different depths. Halo regions 724 and 726 have a first depth. LD regions 714 and 15 716 have a second depth, which is shallower than the first depth. And source and drain region 704 and 706 have a third depth which is shallower than the second depth.

Figures 8A-E illustrate cross-sectional views of an ESD protection device 800, at various processing stages according to another embodiment according to the invention. In Figure 8A, an implant process introduces p-type dopants into a substrate 801. In one embodiment, introducing p-type dopants forms a lightly doped substrate (p- 20 ) 801. In Figure 8B, a resist 802 masks substrate 801 to expose an exposed area 803 which define future doped region. A first implant process introduces p-type dopants into the exposed area to form a p-type (p-type halo) doped regions 824. After that, a second implant introduces n-type dopants into the exposed area to form an n-type lightly doped (LD) regions 814.

25 In Figure 8C, resist 802 is removed, and another resist 803 masks substrate 801 to expose exposed areas 807 and 809. In Figure 8D, a third implant process introduces n-type dopants to the exposed areas to form a first (source) and second (drain) n-type heavily doped regions 804 and 806 (n<sup>+</sup>). In Figure 8E resist 803 is removed and device 800 has been formed. Device 800 includes first and second active regions 834 and 836, 30 each of which includes a source/drain region 804 or 806. First region 804 further

includes LDD region 814 and halo region 824. Halo region 824 surrounds LDD region 814, which in turn, surrounds source/drain region 804.

Figures 9A-E illustrate cross-sectional views of an ESD protection device 900, at various processing stages according to another embodiment according to the invention. In Figure 9A, a substrate 901 is provided. In one embodiment, introducing p-type dopants forms a lightly doped substrate (p-) 901. In Figure 9B, a resist 902 masks substrate 901 to expose an area 903. A first implant process introduces p-type dopants into the exposed area to form a p-type (p-type halo) doped regions 924. After that, a second implant introduces n-type dopants into the exposed area to form an n-type 10 lightly doped (LDL) regions 914.

In Figure 9C, resist 902 is removed. Another resist 903 masks substrate 901 and regions 914 and 924 to expose areas 907 and 909. In Figure 9D, a third implant process introduces n-type dopants to exposed areas 903 and 905 to form a source/drain region 906 and an ohmic-contact region 904. Regions 906 and 904 have a higher 15 doping concentration than a doping concentration of n-type LDL region 914. In Figure 9E resist 903 is removed to form device 900. Device 900 includes first and second active regions 934 and 936. First active region 934 includes LDD region 914, halo region 924 surrounding LDD region 914, and ohmic-contact region 904 adjacent to halo region 924. Second active region 936 include source/drain region 906.

20 The halo and LDL regions described in the processes of forming devices 700, 800 and 900 provide one advantage. They allow a shorter and more stable device, which provides lower impedance. However, forming the halo and LDL regions introduces the misalignment between the mask steps.

The processes described above regarding devices 600, 700, 800 and 900 are not 25 exclusive. Other processes or steps can be used to achieve the same purpose. In some embodiments, more mask steps can be used between implants, or multiple implants can be introduced and some of which may be grouped into common mask step. For example, in one embodiment, an additional mask can be used between the halo and the LDL implants. In another embodiment, more or less implants other than the halo, LDL 30 and source/drain can be introduced, and they can be grouped into common mask step.

In addition, other variations of devices 600, 700, 800 and 900 described above can readily achieve the same advantages provided by devices 600-900 of the invention. For example, in one other embodiment, a device similar to any of the devices 600-900 includes the halo and LDD implants on both sides without a source/drain implant on either side. In such embodiment, a source/drain implant can be introduced in an immediate proximity of the halo and LDD implants to provide the ohmic contacts. In yet another embodiment, a device similar to any of the devices 600-900 includes the halo and LDD implants on both sides, and either the source or the drain is included in only one side.

10       Figure 10 is a block diagram of an integrated circuit 1000 having an ESD protection device according to the invention. Integrated circuit 1000 includes an external bonding pad 1002 connected to an internal circuit 1004 at node 1006. A first ESD protection device 1008 is connected between node 1006 and a first voltage source 1007. A second ESD protection device 1010 is connected between node 1006 and a second voltage source 1009. ESD protection devices 1008 or 1010 represents the ESD protection devices 300, 600, 700, 800 or 900 according to the invention. The first voltage source is substantially greater than the second voltage source. For example, the first voltage source can be a voltage supply (or the operating voltage of the device) and the second voltage source can be a ground.

20       In a normal condition, ESD protection devices 1008 and 1010 do not conduct. During an ESD event, a high voltage occurs at bonding pad 1002. When the voltage reaches the breakdown voltage of the ESD protection devices 1008 and 1010, the devices begin to conduct and pull the voltage at external bonding pad 1002 back to the level of the snapback voltage and operate in a snapback mode. By operating in the snapback mode, the voltage at node 1006 remains close to the level of the snapback voltage. Therefore, according to the teaching of the invention, internal circuit 1004 is protected by the ESD protection devices from the ESD event.

25       Figure 11 is a block diagram of a semiconductor chip having an ESD protection device according to the invention. In the Figure, chip 1100 includes a package 1102 having plurality of pins 1104. As shown in a partially cut-away view, at least one of the

pins of the package is connected to at least one ESD protection device 1106 of the present invention at a node 1108. Device 1104 protects the chip from an ESD event and can be any of the ESD protection devices according to the invention, such as device 300, 600, 700, 800 or 900.

5

### Conclusion

A novel ESD protection device is provided which overcomes the problems and limitations of the prior art ESD protection devices. The ESD protection device according to the invention is less susceptible to failures seen in the present NPN  
10 snapback ESD protection devices.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present  
15 invention. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

What is claimed is:

1. An ESD protection device comprising:
  - a substrate;
  - a first doped region formed in the substrate; and
  - a second doped region formed in the substrate and separated from the first doped region by only the substrate region, wherein the ESD protection device comprises no gate above the first and second doped regions.
2. The ESD protection device of claim 1, wherein the substrate comprises a first conductivity type and the first and second doped regions comprise a second conductivity type.
3. The ESD protection device of claim 1, wherein the substrate comprises a p-type conductivity material and the first and second doped regions comprise an n-type conductivity material.
4. The ESD protection device of claim 1, wherein first and second doped regions comprise a higher doping concentration than a doping concentration of the substrate.
5. The ESD protection device of claim 1 further comprising a first isolation structure placed on an opposing side of the first doped region from a region separating the first and the second doped regions, and a second isolation structure placed on an opposing side of the second doped region from a region separating the first and the second doped regions.
6. An ESD protection device comprising:
  - a substrate;
  - a first doped region formed in the substrate; and

- a second doped region formed in the substrate and separated from the first doped region by only the substrate region, wherein an amount current flowing between the first and second doped regions is not controlled by a voltage potential of a gate above the first and second doped regions.
7. A gateless ESD protection device comprising:
    - a substrate;
    - a first doped region formed in the substrate; and
    - a second doped region formed in the substrate and separated from the first doped region by only the substrate region.
  8. An ESD protection device comprising:
    - a substrate;
    - a first active region formed in the substrate; and
    - a second active region formed in the substrate and separated from the first active region by only the substrate region, wherein each of the first and second active regions includes a source/drain region, a LDD region and a halo region, wherein the LDD region surrounds the source/drain region and the halo region surrounds the LDD region, wherein the ESD protection device comprises no gate above the first and second active regions.
  9. The ESD protection device of claim 8, wherein the substrate comprises a first conductivity type and the source/drain region comprises a second conductivity type.
  10. The ESD protection device of claim 8, wherein the substrate comprises a p-type conductivity material and the source/drain region comprises an n-type conductivity material.

11. The ESD protection device of claim 9, wherein the LDD region comprises the same conductivity type as the conductivity type of the source/drain region, wherein a doping concentration of the LDD region is lower than a doping concentration of the source/drain region.
12. The ESD protection device of claim 9, wherein the halo region comprises the same conductivity type as the conductivity type of the substrate, wherein a doping concentration of the halo region is lower than a doping concentration of the substrate.
13. An ESD protection device comprising:  
a substrate; and  
an implant within the substrate, the implant including two implant regions spaced apart by only the substrate region, wherein the substrate comprises a first conductivity type and the two implant regions comprise a second conductivity type, wherein conductivity between the two implant regions is not controlled by voltage potential of a gate above the two implant regions.
14. An ESD protection device comprising:  
a substrate;  
a first implant within the substrate, the first implant including two first doped regions spaced apart by only the substrate region, wherein the first implant comprises a first depth;  
a second implant inside the two first doped regions, the second implant comprising a second depth, wherein the second depth is shallower than the first depth; and  
a third implant inside the second implant, the third implant comprising a third depth, wherein the third depth is shallower than the second depth,

- wherein the ESD protection device comprises no gate above the first, second and third implants.
15. An ESD protection device comprising:  
a substrate;  
a first active region formed in the substrate; and  
a second active region formed in the substrate and separated from the first active region by only the substrate region, wherein each of the first and second active regions includes a source/drain region, wherein the first active region further includes an LDD region and a halo region, wherein the LDD region surrounds the source/drain region and the halo region surrounds the LDD region, wherein the ESD protection device comprises no gate above the first and second active regions.
16. An ESD protection device comprising:  
a substrate;  
a first active region formed in the substrate; and  
a second active region formed in the substrate and separated from the first active region by only the substrate region, wherein the first active region includes an LDD region surrounded by a halo region, and an ohmic-contact region adjacent to the halo region, wherein the second active region include a source/drain region, wherein the ESD protection device comprises no gate above the first and second active regions.
17. An integrated circuit comprising:  
a voltage source;  
an external bonding pad; and  
an ESD protection device connected between the bonding pad and the voltage source, the ESD protection device comprising:  
a substrate;

- DRAFT  
ESD Protection Device
- a first doped region formed in the substrate; and  
a second doped region formed in the substrate and separated from  
the first doped region by only the substrate region,  
wherein the ESD protection device comprises no gate  
above the first and second doped regions.
18. The ESD protection device of claim 17, wherein the substrate comprises a first conductivity type and the first and second doped regions comprise a second conductivity type.
  19. The ESD protection device of claim 17, wherein the substrate comprises a p-type conductivity material and the first and second doped regions comprise an n-type conductivity material.
  20. The ESD protection device of claim 17, wherein first and second doped regions comprise a higher doping concentration than a doping concentration of the substrate.
  21. The integrated circuit of claim 17, wherein the voltage source is connected to ground.
  22. The integrated circuit of claim 17, wherein the voltage source is connected to a voltage supply.
  23. An integrated circuit comprising:  
a first voltage source;  
a second voltage source;  
an external bonding pad;  
a first ESD protection device connected between the first voltage source and the external bonding pad; and

a second ESD protection device connected between the second voltage source and the external bonding pad, wherein the second ESD protection device comprising:

a substrate;  
a first doped region formed in the substrate; and  
a second doped region formed in the substrate and separated from the first doped region by only the substrate region,  
wherein the ESD protection device comprises no gate above the first and second doped regions.

24. The integrated circuit of claim 23, wherein the first voltage source is substantially smaller than the second voltage source.
25. The integrated circuit of claim 23, wherein the first voltage source is connected to ground.
26. The integrated circuit of claim 23, wherein the second voltage source is connected to a voltage supply.
27. An integrated circuit comprising:  
a voltage source;  
an external bonding pad;  
an internal circuit connected to the external bonding pad at a node; and  
an ESD protection device connected between the node and the voltage source,  
the ESD protection device comprising:  
a substrate;  
a first doped region formed in the substrate; and  
a second doped region formed in the substrate and separated from the first doped region by only the substrate region,

wherein the ESD protection device comprises no gate above the first and second doped regions.

28. An integrated circuit comprising:
  - a first voltage source;
  - a second voltage source;
  - an external bonding pad;
  - an internal circuit connected to the external bonding pad at a node;
  - a first ESD protection device connected between the first voltage source and the node; and
  - a second ESD protection device connected between the second voltage source and the node, wherein the second ESD protection device comprising:
    - a substrate;
    - a first doped region formed in the substrate; and
    - a second doped region formed in the substrate and separated from the first doped region by only the substrate region,  
wherein the ESD protection device comprises no gate above the first and second doped regions.
29. A semiconductor chip comprising:
  - a package having a plurality of pins; and
  - an ESD protection device connected to at least one of the pins, the protection device comprising:
    - a substrate;
    - a first doped region formed in the substrate; and
    - a second doped region formed in the substrate and separated from the first doped region by only the substrate region,  
wherein the ESD protection device comprises no gate above the first and second doped regions.

- DRAFT - NOT FOR FILING
30. A method of producing a semiconductor device, the method comprising:  
masking a substrate with a resist; and  
forming a first and a second doped region in the substrate, wherein the first and second doped regions are separated by only the substrate, wherein a spacing between the first and second doped regions is defined by a length of the resist, wherein forming the first and second doped regions includes not forming a gate above the first and second doped regions.
  31. A method of producing an ESD protection device, the method comprising:  
masking a substrate with a resist to form a first and second unmasked regions of the substrate, wherein the unmasked regions are separated by a length of the resist;  
implanting dopants into the first and second unmasked regions to form a first and second source/drain regions; and  
removing the resist without forming gate above the first and second source/drain regions.
  32. A method of forming a semiconductor device, the method comprising:  
providing a substrate having no gate structure on the substrate;  
masking the substrate with a resist to define a first and second unmasked regions, the first and second unmasked regions being separated by a distance, wherein the distance equals the length of the resist; and  
implanting dopants into the first and second unmasked regions; and  
removing the resist.


### **Abstract of the Disclosure**

An electrostatic discharge (ESD) protection device is provided. The ESD protection device includes a substrate, a first and a second doped region formed in the substrate. The first and second doped regions are separated from each other by only the 5 substrate region. The ESD protection device includes no gate above the first and second doped regions. Furthermore, the distance separating the first and second doped regions is defined by a length of a resist during a process of forming the ESD protection device.


DEPARTMENT OF COMMERCE

"Express Mail" mailing label number: EL618476953US  
Date of Deposit: August 25, 2000


This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.




**FIG. 1 (PRIOR ART)**




**FIG. 2A (PRIOR ART)**




**FIG. 2B (PRIOR ART)**



**FIG. 3**




**FIG. 4**




**FIG. 5**


**FIG. 6A**




**FIG. 6B**




**FIG. 6C**




**FIG. 7A**




**FIG. 7B**




**FIG. 7C**




**FIG. 7D**




**FIG. 7E**




**FIG. 8A**




**FIG. 8B**




**FIG. 8C**




**FIG. 8D**




**FIG. 8E**




**FIG. 9A**




**FIG. 9B**




**FIG. 9C**



**FIG. 9D**



**FIG. 9E**






FIG. 10




FIG. 11

SCHWEGMAN ■ LUNDBERG ■ WOESSNER ■ KLUTH

**DECLARATION FOR PATENT APPLICATION**

As a below named inventor I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**ELECTROSTATIC DISCHARGE PROTECTION DEVICE .**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, §119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

**No such claim for priority is being made at this time.**

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

**No such claim for priority is being made at this time.**

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application.

**No such claim for priority is being made at this time.**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor : **Kenneth W. Marr**  
Citizenship: **United States of America** Residence: **Boise, ID**  
Post Office Address: 1361 Hancock Dr.  
Boise, ID 83706  
Signature: Kenneth W. Marr Date: 6/21/02  
Kenneth W. Marr

---

Full Name of inventor:  
Citizenship: Residence:  
Post Office Address:

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  

---

Full Name of inventor:  
Citizenship: Residence:  
Post Office Address:

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  

---

Full Name of inventor:  
Citizenship: Residence:  
Post Office Address:

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  

---

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant takes in:
  - (i) opposing an argument of unpatentability relied on by the Office, or
  - (ii) asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.